Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorAsynchronous v. Synchronous Logic
Am (still) relatively new to FPGA development. Please bear with me. Am using an FPGA to monitor address/data lines on an old (very old) MPU. I need to capture when an address is asserted on t...
Altera_ForumHonored Contributor
Honored ContributorTricky,
Many thanks. There is very little that the always loop will interact with. So I can't forsee any race conditions. And the MPU is soooooo slow, a few ns here or there shouldn't be a problem. 8>) Thanks again for the guidance.... ME
