HiI generate a Generic Serial Flash controller refer to the "Generic Serial Flash Interface Intel FPGA IP Core User Guide" .It sucessed after Generate HDL . But faild at "Processing ➤ Start ➤ Start Analysis and Elaboration" . It can't find & open some files but I can open these files by notepad. I attach my project files , please tell me how should I do .Thanks

Hi,The reason that you are observing the issue on compiling the design is due to your Quartus project is setting it as Passive Serial. In order to use the "Generic Serial Flash Interface Intel FPGA IP" you will need to change your configuration mode to Active Serial.You can go to "Assignments --> Device --> Device and Pin Options... --> Configuration --> Configuration Scheme = Active Serial"or add the below line to "generic_flash_access.qsf"set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "ACTIVE SERIAL X4"set_global_assignment -name USE_CONFIGURATION_DEVICE ONset_global_assignment -name ACTIVE_SERIAL_CLOCK FREQ_100MHZ

HiI change the Device and Pin Options to Active Serial x 4 , but the error can't be resolve.Any other problems ?

Hi,I have tried to compile your latest design but does not observed any error. Could you provide me the detail of the error that you observed?

I run the Quartus Prime Version 18.0.0.219 by Administrator mode.Processing -> Start -> Start Analysis & SynthesisThen there are many errors such as :Error(13225): Can't open VHDL or Verilog HDL file "ip/generic_flash_access/generic_flash_access_intel_generic_serial_flash_interface_top_0/intel_generic_serial_flash_interface_xip_180/synth/generic_flash_access_intel_generic_serial_flash_interface_top_0_intel_generic_serial_flash_interface_xip_180_tsjvvby.sv" Error(13223): Verilog HDL or VHDL error: cannot open verilog file 'ip/generic_flash_access/generic_flash_access_intel_generic_serial_flash_interface_top_0/intel_generic_serial_flash_interface_xip_180/synth/generic_flash_access_intel_generic_serial_flash_interface_top_0_intel_generic_serial_flash_interface_xip_180_tsjvvby.sv' The files exist but the compiler can't find them .

Hi,Could you extract the qar file that you provided to see if you are still seeing the issue?

Arria10 , Error by use Generic Serial Flash controller

18 Replies

JohnT_Altera
Regular Contributor
6 years ago
Hi,
It looks like the generated file is hitting the path limit. Could you reduce the file name of your project and the IP? Windows only support 256 character for the total path including file name. (https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base/solutions/fb74100.html)
If you are still facing the issue then I would recommend you to use Linux system.
scong5
New Contributor
6 years ago
OK，Pass
Info: Quartus Prime Synthesis was successful. 0 errors, 4 warnings
Info: Peak virtual memory: 1078 megabytes
Info: Processing ended: Tue Feb 11 16:29:19 2020
Info: Elapsed time: 00:01:42
Info: Total CPU time (on all processors): 00:02:05
JohnT_Altera
Regular Contributor
6 years ago
Hi,
I am glad to hear that you are able to compile your design now.
scong5
New Contributor
6 years ago
OK, Thank your for your support .
JohnT_Altera
Regular Contributor
6 years ago
Glad to help
JohnT_Altera
Regular Contributor
6 years ago
Hi,
The reference design in the user guide is refer to the reference design in Design Store (https://cloud.altera.com/devstore/platform/2179/).

Forum Discussion

Arria10 , Error by use Generic Serial Flash controller

18 Replies

Recent Discussions

Cyclone V SoC 5CSXC6 Series GXB Utilization and Limitations

Cyclon 5 tampering protection bit

EP4CGX22CF19C8N Failure Short D8 to C8

RSU: How to handle FACTORY_IMAGE signing and trust validation?

MAX 10: Can an ASx1 RBF be written directly to internal CFM via on-chip flash Avalon-MM?