Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Arria V DDR3 UniPHY Report DDR

Hi,all,I use QII14.0.2 and my chip is 5AGXMA5D4F27C5.I instantiated two DDR3 SDRAM Controller with UniPHY in Qsys,and the memory clock frequency is 500Mhz.I finish compilation but report DDR timming have some issue(the Address Command Path not passed).How can I solution it?Should I modify the parameter at Board Settings tab?How to do?

thanks for your helps.

http://www.alteraforum.com/forum/attachment.php?attachmentid=9809&stc=1
No RepliesBe the first to reply