Forum Discussion

Honored Contributor

9 years ago

Arria 10 reclk frequency limitations of fPLL

When instantiating an fPLL (in Qsys) with a reference clock frequency of 50 MHz the fitter reports the following error: Error (15653): The Fitter cannot find a legal configuration for the follo...

Altera_Forum

Honored Contributor

9 years ago

This is a known bug (https://www.altera.com/support/support-resources/knowledge-base/solutions/fb371226.html): the reference frequency must be outside [49 MHz, 51.5 MHz].

Can I set the reference clock frequency parameter to 48 MHz when the actual frequency is 50 MHz?

Forum Discussion

Arria 10 reclk frequency limitations of fPLL

Recent Discussions

Quartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required

Inquiry regarding purchasing FPGA licenses

Cyclone 10 LP's Extended Industrial parts

Agilex 7 F/I Series True Differential Input Termination

Agilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When Unpowered