Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Arria 10 reclk frequency limitations of fPLL

When instantiating an fPLL (in Qsys) with a reference clock frequency of 50 MHz the fitter reports the following error: Error (15653): The Fitter cannot find a legal configuration for the follo...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

What's the output clock(s) you are trying to generate from the 50 MHz?