Forum Discussion

Giz2020's avatar
Giz2020
Icon for New Contributor rankNew Contributor
4 years ago
Solved

Arria 10 flash security

Hello,

We're using Arria 10 with EPCQ device, and looking for solutions to protect the EPCQ content.

The EPCQ is used for holding both the configuration bitstream and also other data.

Configuration bitstream can be encrypted using the Design secure feature. Is there an option to use the same key for encrypting the other data that we store on the EPCQ?

Thanks!

5 Replies

  • YuanLi_S_Intel's avatar
    YuanLi_S_Intel
    Icon for Regular Contributor rankRegular Contributor
    4 years ago

    Hi, yes you may encrypt the new design file with the same key. In fact, you can only program the design file encrypted with the same key.


    • Giz2020's avatar
      Giz2020
      Icon for New Contributor rankNew Contributor
      4 years ago

      Hi,

      Thank you for your reply.

      I didn't mean a new design file, but other data that we store on the flash.

      During operation, nios read/write data from/to the flash. Is there an option to encrypt this data using the existing mechanism that deals with flash encryption (Design secure feature), or we need to use another encryption block to be in the middle between nios and flash?

  • YuanLi_S_Intel's avatar
    YuanLi_S_Intel
    Icon for Regular Contributor rankRegular Contributor
    4 years ago

    Are you saying that you want to write the encrypted bitstream using NIOS into flash? If it so, need to use the existing mechanism.


    • Giz2020's avatar
      Giz2020
      Icon for New Contributor rankNew Contributor
      4 years ago
      No, I'm not talking about the bitstream.
      I'll try to be more clear.
      Our flash contains the following 2 logical sections:
      1. Configuration bitstream (i.e. FPGA image / the bitstream that is loaded into flash at power on)
      2. Our proprietary data (parameters that nios is using during operation, log events, etc.)
      All clear regarding section 1:
      We can use the Design secure feature - AES algorithm modules built in the FPGA.
      Questions regarding section 2:
      Is there an option to use the AES modules, that are already exist inside the FPGA, for encryption/decryption of arbitrary data?
      Do we have access to the AES modules?
  • YuanLi_S_Intel's avatar
    YuanLi_S_Intel
    Icon for Regular Contributor rankRegular Contributor
    4 years ago

    Regarding to question 2, no we cant access to the AES modules.