Forum Discussion

relsaar's avatar
relsaar
Icon for New Contributor rankNew Contributor
5 years ago

Aria V Display Port core sometimes disconnected

Hi All We have a PCB board we designed with AMD 8860 GPU that sends DP video to Aria V Display Port core (Qsys). In some of our boards we sometimes have DP connection issues. The video signal goe...
relsaar's avatar
relsaar
Icon for New Contributor rankNew Contributor
5 years ago
Hi,
I managed to program the starter kit 20.1 design example with Quartus 18.2. Looks like a bug that appears sometimes.
I tried to port the design example to our board but it seems the ALMs requirements for the example design is 5% higher than our PLD resource.
29,792 / 28,300 ( 105 % ) Logic utilization (in ALMs)

Is there any way to reduce the design example a bit? We are trying to purchase a larger pld and migrate our board.
Thanks
Ariel
relsaar's avatar
relsaar
Icon for New Contributor rankNew Contributor
5 years ago

Hi,

I'm trying to migrate from our 5AGXMA1D4F27I5 and I get only two options in the Quartus ->migration device: 5AGXMA3D4F27I5 or 5AGXMA3D4F27C5 (both parts have no stock available)

Can I assemble another Arria V with different embedded hard IP? (see page 6#) I can migrate to 5AGXBA3D4F27C4N or 5AGXFA3D4F27C4N?
Can I compromize on Transceiver Count# or Transceiver Speed Grade and still run the example design successfuly on my board that was designed for 5AGXMA1D4F27I5?

Thanks

Ariel