Altera_ForumHonored Contributor11 years agoALTSHIFT_TAPS and timing issue I am having some problems going from simulation to synthesis in my design. The simulation works fine while the synthesized and fitted design does not. I have written a test bench to synthesize a t...Show More
Altera_ForumHonored Contributor11 years agoI think ans. is 12. if this is wrong please tell me the true ans.:D:D
Recent DiscussionsASx4 Interface debug in MSEL=111 (JTAG mode)Avalon-ST configuration with Agilex 3 failsMAX 10 FPGA Programming Failure via JTAG – nSTATUS & CONFIG_DONE as No ConnectB32A (1591) Package Mechanical DrawingRequest for Cyclone V Pinout File Information