ALTPLL's problem

I'm using a ATLPLL IP In my design. This PLL has one input clock, one areset, one Lock output and one output clock. The input clock is 50MHz (I wrote 45MHz) . The PLL outputs should be 100MHz. T...