Altera_ForumHonored Contributor9 years agoALTLVDS_RX->LVDS serdes Link Training Implementing Receiver interface. From transmitter we have 8 LVDS data channel and 1 LVDS sync channel. From sync channel we use to get training pattern which will be available in data channel for lin...Show More
Altera_ForumHonored Contributor9 years agoHi josy&Rysc, Thanks a lot. I'll try each possibility after i receive the board. Best Regard
Recent DiscussionsArria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0Can you Validate MAX10 Date and Lot Code?Part Status requestAgilex 7 Decoupling capacitor scaling factor