altera primitive without timing simulation

hello,

I need altera primitive without timing simulation...i am trying to port my design

to altera(using GHDL) which is already done with xilinx using GHDL as a

simulation tool.

Any advice is of good help.

Thanks in advance.