MGrub5New Contributor7 years agoAltera PLL and serializer with phase shift Hello! I am looking for help with a SERDES setup using Quartus. First a brief problem description and then I will provide more details below. The 10-to-1 serializer is driven with two external clock...Show More
SreekumarR_G_IntelFrequent Contributor7 years agoHello Marco , Can you tell me what is setting you used in the ALTPLL ? Especially what is the compensation mode selected ? Thank you, Regards, Sree
Recent DiscussionsIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAEP4CGX22CF19C8N Failure Short D8 to C8Cold Temperature IssueNeed Part EOL status(Active/Obsolete/Discontinued/NRND)About floating voltage of the Agilex 3 power on reset