Forum Discussion

Occasional Contributor

7 years ago

Altera emac: Is it TSE or designware?

Hello, I am a bit confused with altera emac. I need to use emac from HPS in arria V or cyclone V. Checking both TRM documentation of these FPGA, it is described (in each TRM , and also in memory m...

Deshi_Intel

Regular Contributor

7 years ago

So, you should get a better idea now that TSE IP wouldn't be memory map to ARM processor in HPS block Only HPS EMAC IP is memory map to HPS ARM processor

Forum Discussion

Altera emac: Is it TSE or designware?

Recent Discussions

Cyclone 5 SoC FPGA Bank Supply Prerequisite

AGILEX 5 Migration issue

To INTEL - Request for Compliance Data from Analog Devices, Inc

Arria 10 GX RX max intra-differential pair skew

MAX10 Bitstreams Authentication