AGILEX Per pin package RLC data

Hi, I want to generate ibis file for my FPGA design and fooling the procedure described in : https://community.intel.com/t5/FPGA-Wiki/Generating-an-Agilex-per-pin-RLC-IBIS-ibs-file/ta-p/1342589...