Agilex 7 M-series: Issue accessing DDR5 COMP over JTAG

Hello, I built the EMIF DDR5 COMP example design targeting the Agilex™ 7 FPGA M-Series Development Kit - HBM2e Edition (https://www.intel.com/content/www/us/en/products/details/fpga/development-kits...