Forum Discussion

Occasional Contributor

6 years ago

After watchdog for dual-config is enabled, the FPGA seems like not work properly every dozens of seconds. Why?

FPGA communicates with another FPGA with PHY chip. Normally(watchdog enable checkbox not checked), the PHY link led is always off when communication is good. While after I enble watchdog for dual-con...

JohnT_Altera

Regular Contributor

6 years ago

Hi,

From the FPGA code, I do not observed that you performed watchdog timer reset. You will need to assert RU_nRSTIMER since you enable the watchdog timer. Please refer to table 34 in https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_config.pdf in order to performed watchdog timer reset

Forum Discussion

After watchdog for dual-config is enabled, the FPGA seems like not work properly every dozens of seconds. Why?

Recent Discussions

Agilex 5 Sulfur Partial Write Issue on F2H ACE‑Lite I/F (256‑bit) with AXI Master of 128‑bit

Cyclone 10 LP's Extended Industrial parts

Quartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required

Quartus Pro simulation libraries for Riviera Pro

LTC Connector DE10-Standard FPGA