Altera_ForumHonored Contributor12 years agoadding ddr2 controller to sopc sir i m goa university student currently my group is working on altera video development kit. We r trying to interface cmos camera to ep2c70672c6 dsp kit. We r facing difficulties in sopc. We are ...Show More
Altera_ForumHonored Contributor12 years agohttps://www.alteraforum.com/forum/attachment.php?attachmentid=8212 Mt4htf3264ay-53eb21525360_641127465930572_538242110_n.jpg115 KB
Recent DiscussionsMAX10 RSU upgrade succeeds, but device boots Factory image instead of ApplicationVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0carry chain tdcDoes the Post-Configuration BSDL Generator for Cyclone 10 LP require an NDA?EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)