Forum Discussion
Altera_Forum
Honored Contributor
13 years agoI forget if VHDL has a right shift operator but if it does you could use that to take the 8 bit value and only assign the upper 4 bits to the destination.
What Tricky said is how I typically do this in verilog even though >> would get the job done.