Add 64byte FIFO to UART Core?

I thought there was a uart with fifo somewhere.

Thinks....

It ought to be possible to use a single M9K memory block to implement (say) 32 byte tx and rx buffers for 16 uarts provided the maximum uart byte rate is 32 times less than the system clock (2 clocks cycles for each uart).