Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

ADC Hard Block primitive

Hello,

Does anyone know where the documentation/HDL instantitiation templates for the ADC Hard Block is located? I want to configure and access the ADC directly without using the modular adc IP.

Thanks,

- Sam

12 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    --- Quote Start ---

    Have you tried contacting Altera via mysupport? often, specific questions get you through directly to the correct support people, who can either provide the docs or tell you how to drive it.

    --- Quote End ---

    I will try that. Thanks.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    --- Quote Start ---

    Refer to figure 8 in the ADC Timing section of the <DELTED>.

    What you've instantiated there is essentially what results having configured the IP from the catalogue into 'Configuration 4: ADC Control Core Only'. Refer to section 2.2.1 "Altera Modular ADC IP Core Configuration Variants", in the same document.

    Cheers,

    Alex

    Edit

    **Sorry - need to acknowledge that's exactly what you said you did...

    --- Quote End ---

    For some reason I am having a hard time replying with a quote...

    This isn't exactly correct. ADC Control Core Only does implement a FSM and FIFO to support the Avalon-ST command/control interface. I am really looking for information on the raw control signals to the ADC block.