Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Active serial interface for Arria V

I am designing a board with Arria V FPGA with active serial interface. Device : 5AGXMB1G4F35C5N. I am using EPCQ256SI16N as a serial flash memory. I would be initially downloading the code using ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

The "JTAG" row in that table isn't relevant to your setup. Your chosen configuration scheme is "AS". JTAG will be available to you in that mode - as it is for all modes.

Some device families allow you to strap MSEL such that only JTAG configuration is available. The row of the table you refer to covers that configuration option even though the Arria V docs suggest JTAG only configuration isn't supported.

Cheers,

Alex