Forum Discussion
Altera_Forum
Honored Contributor
19 years agoACEX1k
Hello Guys I am using the ACEX 1k ALTERA with MAXPLUSII In my FPGA I have a 48Mhz clk, in some where I use the 48Mhz clk as input to a "CLKLOCK" block that make from this 48Mhz clk a 96Mhz clk, ...
Altera_Forum
Honored Contributor
19 years agoHey
first thanks for ur help but : I do not think that i can use 196Mhz, this is not possible in ACEX 1K. what is a clk tree ? thanks Amirster