--- Quote Start ---
How can I access this specific memory for this data in verilog file where I have a read input of 32 bits?
--- Quote End ---
Your question is not clear.
If you are implementing a 32-bit bus master, then you just need to read your (416 bit) data using several 32-bit transactions.
Maybe post your existing project and/or a diagram of what you are trying to do?
You may want to consider not storing your data in memory, and instead just DMA it into registers in your component (sometimes, implementing a slave is more straightforward than implementing a master).
Honored Contributor
