AC coupled LVDS input internal DC bias for Cyclone V

Hi all, I have a board with Cyclone V GX device in which i give the LVDS 2.5V clock from oscillator to Clk1p and Clk1n pins of FPGA. I have AC coupled the clock input and i have simulat...