Dear all, I am trying to configure the Cyclone III device using the Passive Serial mode. In the very beginning, I draw the nCONFIG low, and subsequently the Cyclone III draw the nSTATUS low....the question is: why CONF_DONE is always low from the very beginning? As to the configuration handbook, there should be a high-to-low transition for the CONF_DONE... why? In addition, there is said to be a low-to-high transition for the CONF_DONE in the end of the configuration, I just want to know, how does the Cyclone device know the configuration is done ? PS. MSEL is 0000, and the clock is 1M, and the file format is .hex. Thanks !

--- Quote Start --- Dear all, I am trying to configure the Cyclone III device using the Passive Serial mode. In the very beginning, I draw the nCONFIG low, and subsequently the Cyclone III draw the nSTATUS low....the question is: why CONF_DONE is always low from the very beginning? As to the configuration handbook, there should be a high-to-low transition for the CONF_DONE... why? In addition, there is said to be a low-to-high transition for the CONF_DONE in the end of the configuration, I just want to know, how does the Cyclone device know the configuration is done ? PS. MSEL is 0000, and the clock is 1M, and the file format is .hex. --- Quote End --- Look at the timing diagrams on page 4 in this document: http://www.ovro.caltech.edu/~dwh/carma_board/fpga_configuration.pdf CONF_DONE is low at first power-on, since the FPGA has not been configured. Then the next time you configure it, CONF_DONE starts out high. Cheers, Dave

Thanks, Dave. There is said to be a low-to-high transition for the CONF_DONE in the end of the configuration, I just want to know, how does the Cyclone device know the configuration is done ? that is, how does the Cyclone device know the exact time that the configuration file (.hex) is sent out?

--- Quote Start --- Thanks, Dave. There is said to be a low-to-high transition for the CONF_DONE in the end of the configuration, I just want to know, how does the Cyclone device know the configuration is done ? that is, how does the Cyclone device know the exact time that the configuration file (.hex) is sent out? --- Quote End --- Look at page 4, Figure 1, it shows you the timing parameters. Look at the logic analyzer trace on p60. It shows CONF_DONE going high right after the last DCLK. The Cyclone device will do the same thing (if its working properly). Cheers, Dave

Thanks again, Dave, did you ever try to configure FPGA using .rbf or .hex file ?

--- Quote Start --- Thanks again, Dave, did you ever try to configure FPGA using .rbf or .hex file ? --- Quote End --- Man, nobody ever reads my documents .... :) Yes, I use .rbf files; see p29, and p63. Cheers, Dave

about the CONF_DONE in the PS configuration

37 Replies

Altera_Forum
Honored Contributor
12 years ago
--- Quote Start ---
just found a that there are two different documents for this that tell me two different setting for MSEL
--- Quote End ---

The appropriate Cyclone-series handbook should be the only place you need to look. Which part (full part number please) are you using?

Cheers,
Dave
Altera_Forum
Honored Contributor
12 years ago
--- Quote Start ---
With the modifications, MSEL0 - pulled up to VCCA, MSEL1 & MSEL2 pulled down. The documentation I have says MSEL 0 to VCC and mSEL1 to GND. doesn't mention MSEL2.
--- Quote End ---

Cyclone III handbook:

http://www.altera.com/literature/lit-cyc3.jsp

Table 9-7, pp169-170: PS mode MSEL[3:0] = 0000b for standard POR, and 1100b for fast POR.

Given that your device does not have MSEL[3] it must be one of the smaller packages.

Your setting of MSEL[2:0] = 001b is invalid, it should be 100b or 000b.

Cheers,
Dave
Altera_Forum
Honored Contributor
12 years ago
--- Quote Start ---
Cyclone III handbook:

http://www.altera.com/literature/lit-cyc3.jsp

Table 9-7, pp169-170: PS mode MSEL[3:0] = 0000b for standard POR, and 1100b for fast POR.

Given that your device does not have MSEL[3] it must be one of the smaller packages.

Your setting of MSEL[2:0] = 001b is invalid, it should be 100b or 000b.

Cheers,
Dave
--- Quote End ---

Yes that is what I found in my search. The documents I was given and told to use were wrong. They are currently modifying my board now and I should know shortly.
Altera_Forum
Honored Contributor
12 years ago
--- Quote Start ---
Yes that is what I found in my search. The documents I was given and told to use were wrong. They are currently modifying my board now and I should know shortly.
--- Quote End ---

Fixing the MSEL worked. I was able to send the full compressed .rbf and received the CONF_DONE. Thank you for all your help.
Altera_Forum
Honored Contributor
12 years ago
--- Quote Start ---
Fixing the MSEL worked. I was able to send the full compressed .rbf and received the CONF_DONE.
--- Quote End ---

Awesome!

So no need to skip the first 44 bytes?

--- Quote Start ---
Thank you for all your help.
--- Quote End ---

You're welcome.

Cheers,
Dave
Altera_Forum
Honored Contributor
12 years ago
--- Quote Start ---

So no need to skip the first 44 bytes?
e
--- Quote End ---

No, I did not have to skip the first 44 bytes. I tried that first and it did not work. I had to send the full file.
Altera_Forum
Honored Contributor
12 years ago
--- Quote Start ---
No, I did not have to skip the first 44 bytes. I tried that first and it did not work. I had to send the full file.
--- Quote End ---

Good to know, thanks!

Cheers,
Dave

Forum Discussion

about the CONF_DONE in the PS configuration

37 Replies

Recent Discussions

Agilex 5 Power

Agilex 5 Sulfur Partial Write Issue on F2H ACE‑Lite I/F (256‑bit) with AXI Master of 128‑bit

Cyclone 10 LP's Extended Industrial parts

Quartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required

Quartus Pro simulation libraries for Riviera Pro