Forum Discussion

Honored Contributor

13 years ago

About Stratix4 IO feature

The Stratix4 handbook said the setup time of input pin is about 200ps. Does it means a signal about 3Gbps could pass through the IO pins in Stratix4 devices, and I can use plural clocks(300MHz) wi...

Altera_Forum

Honored Contributor

13 years ago

--- Quote Start ---

In shrot, it works like a logic analyzer very much, a logic analyzer work in timing analyzing mode.

--- Quote End ---

ByteParadigm have a device that does this using a Xilinx part:

http://www.byteparadigm.com/files/documents/thunderseries_wp.pdf

Cheers,

Dave

Forum Discussion

About Stratix4 IO feature

Recent Discussions

DK-DEV-AGI027-RA QSPI Verification Fails

Cyclone 5 SoC FPGA Bank Supply Prerequisite

AGILEX 5 Migration issue

To INTEL - Request for Compliance Data from Analog Devices, Inc

Arria 10 GX RX max intra-differential pair skew