Altera_ForumHonored Contributor18 years ago93% usage, ripple clocks warning The outputs are doing what I want them to, but I'm getting warnings about ripple clocks, etc. The compiler says 93% usage (60/64 cells). Would like to stick with the lower cost 44 pin devi...Show More
Recent DiscussionsIssue with configuring EPCQ64A & CycloneAgilex5 A5EB013BB23BE4S BSDLMAX 10 FPGA Programming Failure via JTAG – nSTATUS & CONFIG_DONE as No ConnectASx4 Interface debug in MSEL=111 (JTAG mode)Avalon-ST configuration with Agilex 3 fails