Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

64-bit data width DDR2 SDRAM usage (problem with SOPC builder)

I am using the DDR2 SDRAM controller Megacore function in SOPC builder, and I cannot configure it with 64-bit data bus width (128 local width). The SOPC builder generates errors regarding address spa...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

The SOPC builder regards address spans for some components while generating the system, and some of these addresses cannot be archived since the memory map cannot fit within addressable memory space of the Nios II Data Master which is restricted to 31 address bits.

So I am afraid that won't work out!