Altera_ForumHonored Contributor9 years ago5CSEMA4U23C6N DDR3 exact Trise/TfallHi, can someone tell me what´s the exact Trise Tfall for the HPS DDR3 (1.5V SSTL15 CLASS I) interface and for the fpga controller too Thank you in advance
Recent DiscussionsTiming Slacks inside Altera IPPart Status requestAgilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation DiscrepancyVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger