Altera_ForumHonored Contributor9 years ago5CSEMA4U23C6N DDR3 exact Trise/TfallHi, can someone tell me what´s the exact Trise Tfall for the HPS DDR3 (1.5V SSTL15 CLASS I) interface and for the fpga controller too Thank you in advance
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew