Forum Discussion
Altera_Forum
Honored Contributor
12 years agoI think you can run the TPG at the slower clock and put a Avalon-ST DCFIFO (with packet support) between the TPG and VFB to act as a clock crossing bridge. Use the Qsys "Insert Avalon-ST Adapters" to automatically insert the necessary adapters after adding the FIFO.