125 MHz clock+data output

I have a design with a CycloneIV that needs to talk to a GMII PHY, which expects data bytes on 8 parallel lines along with a clock signal. I use a PLL to generate a 125 MHz clock, and would now...