12

Hi,

Please follow the ATX PLL-to-fPLL Spacing Guidelines. Refer the link below.

https://www.intel.com/content/www/us/en/docs/programmable/683617/21-1/transmit-plls-spacing-guideline-when.html

Thank you

Kshitij Goel