Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributor10779 VHDL ERROR : expression is not constant
Hello guys, I am writing VHDL code in Quartus Prime 15.1 Lite Edition. I have problem when I was doing Analysis and Synthesis. The error is expression is not constant. I can use that data(a d...
Altera_ForumHonored Contributor
Honored Contributoryou didnt attach the code, just a tiny snippet. Please post the whole code so we can see whats going on. Not just the line with the issue.
