Forum Discussion

Honored Contributor

15 years ago

# - Time Delay

So i understand the# is used as a delay, however -What clock does it use as reference to delay? -Is this only for simulation? Does it have no effect on an actual FPGA?

Altera_Forum

Honored Contributor

15 years ago

(http://www.alteraforum.com/forum/newreply.php?do=newreply&noquote=1&p=104561)good point

thank you

Forum Discussion

# - Time Delay

Recent Discussions

Part Status request

Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger

IBIS models GTS banks agilex 5E