Forum Discussion
Altera_Forum
Honored Contributor
15 years agoI wonder, if SRAM_DATA (I guess, the top entity port) is correctly wired to memory_data?
To check the RAM operation, a sequence like below should be performed: write data xx to address 1 write data yy to address 2 read from address 1 read from address 2