Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorwriting/reading sram with cyclone3 in vhdl
Hey, i'm trying to write and read to/from the sram with a cyclone3 fpga on a NEEK. I wrote a little code to check if it's working, but it doesn't and i tried very much around but to no avail. The ...
Altera_ForumHonored Contributor
Honored Contributor --- Quote Start --- i don't get, why SRAM_clk is always '1' --- Quote End --- You're acquiring a 100 MHz clk with a 100 MHz sampling clock, what do you expect... You didn't mention the involved chip type, but the RAM signals don't look like correct SSRAM control.
