Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

writing/reading sram with cyclone3 in vhdl

Hey, i'm trying to write and read to/from the sram with a cyclone3 fpga on a NEEK. I wrote a little code to check if it's working, but it doesn't and i tried very much around but to no avail. The ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Thank you for your reply Daixiwen, but i think you didn't read everything.

First of all i'm talking about the SSRAM not the SDRAM, second as i already posted the clock frequency is 100Mhz and third, please have a look at the end of my code: 

nWE <= '0' when notWE = '0' else '1';
data <= memoryData when notWE = '0' else (others => 'Z');

Quartus II says i'm using VHDL 1993, should i change that?

What do you mean by i am directly assigning values to some output ports? Are you talking about the control signals? And why shouldn't it work then?

I will look up how to use SignalTAP, but i would be very grateful, if you'll have a look again and then maybe can help me :)

Best regards, trigit