Forum Discussion
New ContributorWhy is the GTX clock output of the HPS running at 250 MHz?
We have an Arria 10 FPGA with ARM processor. In Platform Designer one of the EMACs is routed to the FPGA logic. We do not route the GMII Tx data and GTX clock directly from FPGA logic to a PHY, but we want to merge this data stream with other data and send it to a 10G optical link.
If we run the FPGA logic at the GTX clock output of the HPS system, we see each data byte of the GMII interface is sent twice. When measuring the GTX clock we see a frequency of 250 MHz. While we expect 125 MHz for a fixed 1 Gbps interface.
Can someone explain me why the GTX clock output is running at a frequency which is twice the expected frequency?
Best regards,
Frank
16 Replies
EBERLAZARE_I_IntelRegular Contributor
Thanks for the warning message, let me check on that.
- EBERLAZARE_I_Intel
Hi,
I apologize for the long response time due the current situation, thus I have overlooked this case. The only close fix that I could find regarding your issue, there seems to be an issue in the previous version of Quartus when changing the clock of the EMAC, and there are changes/patch made in the latest 18.1 on-ward, thus we recommend that you try to use the latest version of Quartus preferably 19.1, to see if this fixes your issue.
If further support is required, please post a response in the next few days to allow me to continue to support you. This thread will be transitioned to community support. The community users will be able to help you with your follow-up questions.
FVanE1Hi,
Since we have a workaround, this issue can be closed.
Thank you for your help.
Best regards,
Frank van Eijkelenburg
