what pin to assign to node named "rzqin" in DDR3 interfacing using hard memory controller design targeted for cyclone V GT (5CGTFD9E5F35C7) development board?

Question

No pin is name is given for this node(ZQ impedance calibration) in board reference manual, there is a dash against it as can be seen  in below image, below is my design:

sstrell · Answer

According to the board schematic on sheet 4 (https://www.intel.com/content/www/us/en/programmable/products/boards_and_kits/dev-kits/altera/kit-cyclone-v-gt.html), it's AP19, but you don't need to make an assignment to it because it's hardened and connected to the RZQ resistor.

#iwork4intel

spraj4 · Answer

okay thank you.

Forum Discussion

what pin to assign to node named "rzqin" in DDR3 interfacing using hard memory controller design targeted for cyclone V GT (5CGTFD9E5F35C7) development board?

2 Replies

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work