What is the accuracy of dynamic delay chain(IO delay) and what is the adjustment range in Cyclone V FPGA

Whether intel has some user guide about IO delay and introducing how to control the IO delay or not？Thanks​