Forum Discussion
Altera_Forum
Honored Contributor
14 years agoDo you have set clk trigger to both clock edges or can it be set this way?
Can you do this kind of test where are also 25 MHz clk in captured data? If input clk is 50 MHz then captured data should be like "01010101"