Forum Discussion

qizilbash's avatar
qizilbash
Icon for New Contributor rankNew Contributor
2 years ago

Verilog code of sample decimation on DE1 SoC.

Can someone help me with the code of sample decimation on the audio signal of DE1 SoC?
Fpga Devkit
SyafieqS's avatar
SyafieqS
Icon for Super Contributor rankSuper Contributor
2 years ago

Let me know if there is any update from previous reply