qizilbashNew Contributor3 years agoVerilog code of sample decimation on DE1 SoC. Can someone help me with the code of sample decimation on the audio signal of DE1 SoC?
Recent DiscussionsAXE5-Falcon using the J8/J9 MIPI connectors?SolvedInstaller Package for DK-DEV-10AX115S-BDE2-115 Nios VGA demoAgilex 5 E-Series 065B Premium Dev Kit - is FPGA_3V3_SDA/SCL driven by an HPS I2C controller?Help needed to start PAM4 loopback test on Stratix 10TX-SI Kit
