Verilog code of sample decimation on DE1 SoC.

Please take a look at it design attached. For better optimization with hardware and development, I suggest to use FIR II Intel® FPGA IP Core.

https://www.intel.com/content/www/us/en/products/details/fpga/intellectual-property/dsp/fir-compiler.html