Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Using SSRAM on cycolne III board

Hi, I am fresher & new to this FPGA platform. Flash & SSRAM share data & address lines. For SSRAM the address range used is 19 downto 2. The SSRAM mounted in board is IS61LP25636A-2...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Hi Leen,

It is a silly mistake from side.I had forgotten to put clock output of pll(clk of ssram) in the port section of entity of top level vhdl code.Hence had not assigned the pin for ssram clock.

now,the problem is solved.I am able to write into & read from SSRAM.

Regards,

Raghavendra.S