Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Unwanted frequency shift in DA-converted signal

Hi, i use Matlab/Simulink and DSP Builder for my project. In Matlab, I generate a digital source signal and program it in a LUT-Block in Simulink. This Block then sends the data to my DACs...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Consider a simpler test. use 10,20,40MHz then you can have a continuous clean vector in pre-added in LUT. This avoids the headache of three DDS plus adder in hardware