Altera_ForumHonored Contributor16 years agoTriple Speed Ethernet Core PHY Issue Hi, Now I'm doing Triple speed Ethernet core in DE2 board. But I found a problem that can not connect to PHY interface. Does any one know how to connect? Thank in advanceShow More
Recent DiscussionsDevice stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).Slow Runtime Performance in FIL Implementation on DE2-115 Using EthernetCXL 2.0 support on the NEW Agilex™ 7 FPGA I-Series Development Kit (2x R-Tile and 1x F-Tile)Agilex5 HPS2FPGA usageMandelbrot viewer on Cyclone V - Platform Designer layout