Forum Discussion

Lambert's avatar
Lambert
Icon for Occasional Contributor rankOccasional Contributor
6 years ago

the tx_serial_clock and tx_load_enable signal of one exteral can not drive the lvds_tx in different BANK of Arria V?

Hello everyone, I have one problem is that I need several LVDS pairs for high-speed data output, I only can select the lvds pairs in diffent bank because of layout restrictions. I chose the outp...
SreekumarR_G_Intel's avatar
SreekumarR_G_Intel
Icon for Frequent Contributor rankFrequent Contributor
6 years ago

Hey Lambart ,

sorry , I came back from vacation :) ..if you dont mind Can i get the qar file? which make my life easy :)

Thank you ,

Regards,

Sree