Stream DMA

Hi, There is a FIFO in my RTL code which is converted to an IP in Platform Designer. I connect my IP to NIOS II in PD. The FIFO reading interface is axi_stream. Please see the following picture. ...