kiransr
Occasional Contributor
Occasional ContributorStratix 10 SOC FPGA LVDS
Hi, We have LVDS clock & data signal coming from ASIC to stratix 10 SOC FPGA, can we use these signals without any clock recovery logic directly or not Regards, Kiran
Forum Discussion
FvM
Super Contributor
Super ContributorHi,
if you need clock recovery depends on the kind of input signal. A signal comprised of data, bit clock and frame clock, e.g. ADC output doesn't need clock recovery. In any case, there are no LVDS decoding features inside HPS. They have to be implemented in FPGA fabric, data would be transferred to HPS through a bridge.
