Status register after warm reset isn't set

Hi

I'm using a custom board with a cyclone v fpga. The bare metal application, enables the watchdog. According the documentation should have a bit setted in rstmgr.stat field. I read them after a wd is happen, but the register are 0.

Do anyone have a successful configered watchdog and can explain a working solution.

Regards

Tinu